Ordering number : ENA2001

LV56351JA

Bi-CMOS IC

1ch DC/DC boost converter



http://onsemi.com

Overview

LV56351JA integrates 1ch DC/DC boost converter and 1ch LDO. It is suitable as the power supply for BS/CS antennas of LCD/PDP TV and BD recorders that require automatic recovery without IC destruction and malfunction when the output is short-circuited.

Functions

DC/DC boost converter

- Soft-start time: 2.8ms
- Frequency 425kHz operation
- Pulse by pulse over current limiter
- Short circuit protector (SCP)

LDO

• Over current limiter (Fold back)

All

- Under voltage lockout
- Thermal shutdown protector
- Power good

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

F	Parameter	Symbol	Conditions	Ratings	Unit
V _{CC} maximum supply voltage		V _{CC} max		-0.3 to 25	V
LDOIN maximum input voltage		V _{LDOIN}		-0.3 to 30	V
SW maximum voltage		V _{SW}		-0.3 to 30	V
Allowable power dissipation		Pd max	*1	1.1	W
Operating temperature		Topr		-30 to 85	°C
Operating junction temperature		Tjopr		-30 to 125	°C
Storage temperature		Tstg		-40 to 150	°C
Allowable	able V _{CC} , EN			25	V
pin voltage	SW, LDOIN, LDOOL	JT		30	V
	IN1, IN2, FB, SCP, PGOOD, DDCTL			6	V

^{*1:} When mounted on the specified printed circuit board (32mm × 38mm × 1.6mm), glass epoxy, double side board

Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.

LV56351JA

Recommended Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
V _{CC} supply voltage	V _{CC}		8 to 23	V
LDOIN input voltage	V _{LDOIN}		8 to 28	V
SW voltage	V _{SW}		-0.3 to 28	V
EN voltage	VEN		0 to 23	V


$\textbf{Electrical Characteristics} \ at \ Ta = 25^{\circ}C, \ V_{CC} = 12V, \ V_{EN} = 2V, \ LDOIN = 16V, \ LDOOUT = 15V$


		<u> </u>				
Danamatan	O. made al	0	Ratings			l l=i4
Parameter	Symbol	Conditions	min	typ	max	Unit
All	•					
Supply current	Icc	Switching is turned off		1.8	3.5	mA
	loff	EN=0V			10	μΑ
Reference voltage	VREF		1.2348	1.26	1.2852	V
Enable voltage	V _{EN}		2.0			V
Disable voltage	V _{DIS}				0.4	V
EN input current	IEN	V _{EN} =2.0V			10	μΑ
PGOOD threshold	V _{PG}	IN1≥VREF×85% and IN2≥VREF×85%		VREF×0.85		V
PGOOD sink current	l _{PG}	V _{PGOOD} =0.5V		1.0		mA
PGOOD leak current	^I PGLK	V _{PGOOD} =2V			10	μΑ
UVLO on voltage	V _{UVLO}			7.0		V
Thermal shutdown temperature	T _{TSD}	*2	130			°C
TSD hysteresis	T _{HYS}	*2		30		°C
DC/DC boost converter		•				
FB output voltage "Low"	FB _{LOW}	IN1=2.0V, I _{FB} =-20μA (Sink)			0.2	V
FB output voltage "High"	FBHIGH	IN1=0.2V, I _{FB} =20μA (Sink)	1.8			V
Soft-start time	T _{SS}			2.8		ms
Oscillator frequency	Fosc			425		kHz
Max on duty	D _{MAX}		78	85	92	%
SW on resistance	RON			0.7		Ω
SW peak current	l _{PK}		1.5	1.8		Α
SCP source current	I _{SCP}			4.8		μΑ
SCP threshold	V _{SCP}			VREF		V
DDCTL on voltage	VDDCTLON	DC/DC OFF	2.0			V
DDCTL off voltage	VDDCTLOFF	DC/DC ON			0.4	V
DDCTL input current	IDDCTL	V _{DDCTL} =2V			20	μΑ
LDO	-		•			I .
Maximum output current	I _O MAX		350	520	670	mA
Line regulation	R _{LN}	16V <ldoin<21v< td=""><td></td><td></td><td>20</td><td>mV</td></ldoin<21v<>			20	mV
Load regulation	R _{LD}	10mA <i<sub>O<300mA</i<sub>			20	mV
Dropout voltage	V _{DROP}	I _O =300mA		0.25	0.4	V
Short current	ISHORT	LDOOUT=GND			100	mA

^{*2:} Design guarantee value.


Package Dimensions

unit : mm (typ) 3179C






Specified board (32×38×1.6mm³, glass epoxy, double side board)



« front » « back »

Pin assignment



LV56351JA

Pin function

	unction		
Pin No.	Pin name	Function	Equivalent circuit
4	LDOOUT	LDO output	5 LDOIN
5	LDOIN	LDO input	
10	SGND	Signal ground(*3)	→
			4) LDOOUT
			1 -
			10 SGND
7	IN2	LDO feedback input	\Box
			10kΩ
			IN2 (7) W
			SGND 10 + 1 + +
8	IN1	DC/DC error amplifier input	4
			igoplus
			10kΩ
			IN1 8
			SGND (10)
9	FB	DC/DC error amplifier output	\Box
			FB (9) + W + + + + + + + + + + + + + + + + +
			SGND (10)
11	PGOOD	Power good output	
		. one good supul	500Ω ≨ 11 PGOOD
			30032 \$
			10 SGND
12	SCP	DC/DC SCP capacitor connect pin for timer setting	
12	301	20/20 001 capacitor connect pin for timer setting	3000 240
			300Ω 2kΩ + W + W + 12 SCP
			\http://id=
			① SGND
			(5) 55.15
13	DDCTL	DC/DC on and off control	DDCTL (13) VREG
			T G 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
			27 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z
			SGND 10 N T
14	EN	Enable	
15	V _{CC}	Power supply	Vcc (15)
		2	EN 14
			¥ 24 X
			SGND (10)
			30145 (10) 5 2 2 2
_			Continued on next page

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Function	Equivalent circuit
17	SW	DC/DC open drain output	VREG ¬
1	PGND	Power ground(*3)	(17) SW
19			
20			- -

*3: When you use this IC, Please short-circuit all the pins of SGND and PGND on the IC mounting side.

Function overview


(1) UVLO (Under Voltage Lockout)

UVLO stops outputs of both DC/DC and LDO to prevent malfunction when V_{CC} decreases. UVLO operates when V_{CC} falls below the UVLO voltage. This function is a non-latch-type, and recovers these outputs automatically when V_{CC} exceeds the UVLO voltage.

(2) Power good

Power good notifies that the output voltages of DC/DC and LDO are within the range of the setting voltage. The two output voltages are monitored through the voltage of IN1 and IN2. The output is judged to be "power good" when both outputs are 85% or higher compared to the setting voltages. If either IN1 or IN2 voltage falls below VREF×85%, PGOOD output becomes $L \to H$ (No Good). When IN1 and IN2 voltages become (VREF×85%) + 30mV or higher, PGOOD output becomes $H \to L$ (Good). During soft start, the output is H (No Good).


« Power good circuit diagram »



(3) Pulse-by-Pulse over current protection (P by P)

The P by P stops switch-on operation of a certain cycle by force when the current of power MOSFET reaches the maximum output peak current.

« P by P circuit diagram »



(4) Short Circuit Protector (SCP)


When output voltage of DC/DC decreases due to short-circuit; for example, SCP latches off the outputs of DC/DC and LDO by timer.

When output voltage of DC/DC decreases and FB turns to H, which is the error amplifier output, charge at $4.8\mu A$ constant current starts to SCP capacitor for timer setting. When SCP voltage exceeds the threshold voltage (=VREF), latch-off occurs. If the output voltage recovers until the time the SCP voltage reaches to the threshold voltage, SCP capacitor is discharged and timer is reset. To restart the output after latch-off, you need to input EN signal again. If you do not use the SCP function, make sure to short SCP and GND.

To define timer, you need to calculate a value of SCP capacitor using the following formula because timer (tSCP) depends on capacitance.

$$CSCP = (I_{SCP} \times tSCP) / VREF$$

< SCP circuit diagram >



Value of SCP_Pin >
DC/DC Output
DC/DC OFF(=VCC)
Threshhold voltage (VREF)
SCP Voltage
Reset
Latch-OFF

(5) DC/DC on and off control

This function controls on and off of DC/DC during the operation of IC.

« Turning on DC/DC »

Where DDCTL=Low or open, DC/DC and LDO operate at the same time.

« Turning off DC/DC »

Where DDCTL=High, DC/DC is compulsorily stopped and only LDO operates. When DDCTL is switched from H to L (or open), LDO stops temporarily and DC/DC starts with soft start and then LDO restart. If you switch DDCTL during IC operation, make sure that the output waveforms of DC/DC and LDO are normal.


Output voltage setting

Output voltages are given by the following formulas.

DCDCOUT =
$$(1+R2/R1) \times VREF[V]$$

LDOOUT = $(1+R4/R3) \times VREF[V]$

« Resistance for output setting »




Start and stop

Start: Make sure to input EN signal (L \rightarrow H) after supplying V_{CC}=12V.


Stop: Reverse-operation of start.

« Output waveform during start and stop »



Block Diagram and Application circuit 1 (for BS antenna)

Condition: V_{CC}=12V, DCDCOUT=16V, LDOOUT=15V




« Note »

When LDOOUT is in the over current state or the short-circuit state, IC and external parts are protected by over current limiter of LDO. And when DCDCOUT is short-circuited, IC stops by timer latch-off type SCP function.

Application circuit 2 (for BS/CS antenna)

BS condition: V_{CC}=12V, DCDCOUT=16V, LDOOUT=15V CS condition: V_{CC}=12V, DCDC=0FF, LDOOUT=11V



« Addition »


The above application circuit enables switching between 15V for BS and 11V for CS. Where DDCTL=L, DC/DC booster is turned on and set as follows: DCDCOUT=16V, LDOOUT=15V. Where DDCTL=H, DC/DC booster is turned off and set as follows: DCDCOUT=11.7V, LDOOUT=11V. (because the resistance value of output setting of LDO is switched)

Time

« Output waveform at switching »


11 V

DDCTL



LDOOUT=15V \rightarrow 11V

LDOOUT=15V \rightarrow 11V



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa